

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/08/2005

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/615,067	07/09/2003	Toshifumi Kojima	040894-5940	7994
9629	7590 08/08/2005		EXAM	INER
MORGAN LEWIS & BOCKIUS LLP			LAM, CATHY FONG FONG	
1111 PENNSYLVANIA AVENUE NW WASHINGTON, DC 20004		W	ART UNIT	PAPER NUMBER
	,		1775	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/615,067	KOJIMA ET AL.				
Office Action Summary	Examiner	Art Unit				
	Cathy Lam	1775				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on <u>02 June 2005</u> .						
2a) This action is <b>FINAL</b> . 2b) ⊠ This	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowar	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	33 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-8</u> is/are pending in the application.						
4a) Of the above claim(s) <u>1-4,7 and 8</u> is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>5-7</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers						
9) The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>21 October 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119		•				
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:						
1.⊠ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	5) Notice of Informal Pa	atent Application (PTO-152)				
.S. Patent and Trademark Office						

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Application/Control Number: 10/615,067 Page 2

**Art Unit: 1775** 

In view of the communication filed on June 02, 2005 the 102 rejection based on Kambe reference has been withdrawn. The pending claims however are continued to be unpatentable as following:

## Election/Restrictions

- 1. Applicant's election of group II (ie. claims 5-7) in the reply filed on June 02, 2005 is acknowledged. Because applicant did not distinctly and specifically point out the supposed errors in the restriction requirement, the election has been treated as an election without traverse (MPEP § 818.03(a)).
- 2. This application contains claims 1-4 & 8-9 are drawn to an invention nonelected without traverse in paper filed on Jan 18, 2005. A complete reply to the final rejection must include cancellation of nonelected claims or other appropriate action (37 CFR 1.144) See MPEP § 821.01.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claim 5 is rejected under 35 U.S.C. 102(b) as being clearly anticipated by Ishikawa et al (US 5243142).

Ishikawa discloses a printed wiring board comprised of an insulating substrate (1), via hole (3), electroconductive plating (4), a filing material and a second plating layer (6) (Figs. 2 & 3).

**Art Unit: 1775** 

Via hole (3) is formed through the thickness of the insulating substrate and an electroconductive plating layer (4) is plated on the wall of the via hole (3) (col 1 L 66-68). The via hole is then filled with a cured non-electroconductive resin paste. A second plating layer is plated over both surfaces of the cured resin paste (col 2 L 1-6). The second plating layer (6) is a conductive layer (col 3 L 52-55).

Ishikawa further teaches that the invention can be applied to a multilayer printed circuit board (col 4 L 35-37).

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5-7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ishikawa et al (US 5243142) in view of Kambe et al (US 6323439).

Ishikawa teaches a printed circuit board having a conductive layer plated over an exposed surface of a filled via hole. Ishikawa however does not teach having an additional layer which has an insulating layer with a conductive pattern layer nor does it teach the diameter of via hole.

Kambe teaches a multilayer printed wiring board comprised of a surface wiring board and a core wiring board (Fig. 3F).

Application/Control Number: 10/615,067

**Art Unit: 1775** 

The surface wiring board is comprised of an insulating layer with through holes and conductive pattern layer (71). The conductive pattern layer is formed onto the surface of the insulating layer and on the wall of the through holes (63).

The surface wiring board is placed over the core wiring board which has plated via holes connect to the conductive pattern layer (71) in the surface wiring board (Fig. 1).

The via holes (H4) in the inner wiring board has a diameter of 50  $\mu$ m (col 7 L 60-61).

In view of the prior art teachings, one skill in the art would fabricate a multilayer printed circuit board having a second conductive layer over the filled via hole because having a flat surface would give good solderability on the filled resin paste (Ishikawa col 4 L 3-8).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Cathy Lam whose telephone number is (571) 272-1538. The examiner can normally be reached on 9am-6pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Deborah Jones can be reached on (571) 272-1535. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 1775

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Cathy Lam

Primary Examiner

(athy fam

Art Unit 1775

clf

August 02, 2005